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,,,,Physical Limitations on 
Bipolar Digital Integrated Circuits 
Progress Report 
5 January 1984 
John P. Uyemura 
School of Electrical Engineering 
Georgia Institute of Technology 
Atlanta, Georgia 30332 
The basic objective of this research has been to examine the 
formation of the noise margins (NM) in ECL bipolar integrated circuits. 
The problem of minimum power supply levels has been included in a 
complimentary manner. This report will summarize the work performed 
thus far, with emphasis upon the results and their implications in 
an overall sense. It will also detail the plan for the next phase 
of the research project. 
The work on the problem has progressed along the lines presented 
in the original proposal. In particular, the studies up to this point 
have centered around three primary areas, namely, (a) a study of the 
basic features of the IBM bipolar fabrication process as discussed 
in the open literature; (b) the initial analysis of the problem of 
interconnect coupling; and (c) the noise margin formation in a basic 
2-Input OR/NOR ECL gate. The examination of the IBM bipolar processing 
was included only to obtain a basis for the analysis, and will not 
be discussed in detail here. 
The problem of interconnect signal coupling as an interference 
(noise) source in the integrated configuration has been studied using 
standard transmission line analysis. A lossless transmission system 
has been assumed for simplicity, but it is felt that the analysis 
can be extended to include the effects of sheet resistances in a 
relatively straightforward manner. The basic model consists of two 
interconnect (metal) layers which are taken in a rectangular grid 
arrangement. The coupling between interconnect layers has been modelled 
as being purely capacitive, as this allows for the simplest analysis; 
fringing field corrections are included in the model. 
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The signal dynamics of the model is obtained by assuming that 
a step-like voltage transition of the form u(t) or [1-u(t)] is 
propagating on one of the lines. This then approximates the case 
where a circuit undergoes a switching event, and the interconnect 
is transmitting the signal to the next logic stage. The coupling 
problem arises when a portion of the signal energy is induced onto 
a neighboring line, which in turn feeds the input of an arbitrary 
gate in the logic array. This situation is particularly important 
to the study of input transition widths in the ECL circuit, since 
the coupling may lead to false interpretation of the logic levels. 
The basic problem has been cast into the study of coupling 
parameters as functions of the basic processing variables. For example, 
the metal-to-metal oxide thickness is left as a variable in the 
analysis, which then allows for quantitative trends to be established 
for specific cases. The ground rule spacings are also included to 
insure that the analysis can be varied according to the technology 
constraints. 	This has lead to the derivation of some basic design 
constraints in the form of transmitted voltage equations. 	In their 
generalized form, the equations demonstrate the frequency-dependent 
coupling as a function of certain key processing parameters in the 
chip structure. Although this type of coupling is not expected to 
be significant at the gate level, it is thought at this time that 
it will play a role in determining the overall chip noise margin, 
since the off-chip drivers may lead to significant back-coupling. 
Owing to this observation, further studies on this type of coupling 
mechanism are being discontinued until the off-chip drivers are 
analyzed. The problem will then be reintroduced in the context of 
overall chip layout guidelines. 
The majority of the work performed thus far centers around the 
noise margin formation in a simplified 2-Input ECL OR/NOR gate; 
Schottky-clamping is used at the inputs to insure that the analysis 
remains in the non-saturated regions. The initial studies dealt with 
the hand analysis of the switching properties of the circuit, with 
emphasis upon both the device modelling and the circuit design for 
the noise margin levels. The simplified Ebers-Moll equations proved 
sufficient to understand some of the more basic properties, but were 
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unable to adequately account for the device physics. 	Consequently, 
the Ebers-Moll reverse saturation currents were modified to allow 
for Gummel number variations in the processing. A full charge-control 
analysis is also in progress, which allows for the inclusion of factors 
such as depletion charge variations. 
The analysis is directed towards obtaining equations which are 
capable of demonstrating the most important parameters for setting 
the noise margin in the circuit. The input transition widths are 
also being studied for Fan-in and Fan-out considerations. Sensitivity 
factors are very important in these calculations, as they allow for 
the explicit variations in the noise margins to be plotted as functions 
of the different parameters. The results have been along the expected 
lines, with factors such as operating temperature and bias 
current/voltage levels being of prime importance. The low-voltage 
possibilities of the circuit configuration have also started to appear, 
since the analytic expressions automatically contain the power supply 
levels. In addition, two factors have been found to be crucially 
important, namely, the actual Gummel number of the base doping profile 
and the exact shape of the transistor transfer characteristics. 
Although these dependences were expected before the analysis was 
performed, their importance in establishing the overall voltage transfer 
curves of the circuit were greater than anticipated. The modelling 
will be taken one level deeper in the next few months by including 
some of the more important device properties of the integrated 
transistor layouts. In particular, work is already underway to examine 
the effects of an ion-implanted emitter region in terms of the Gummel 
number variations of a transistor. 
The analysis described above is being complimented by computer 
circuit simulations using the SPICE II CAD program. The basic device 
modelling provided in SPICE has allowed for a correlation of the 
simulated circuit responses with the analysis. It also provides for 
a straightforward approach to testing some of the more important 
parametric dependences, e.g., the NM dependence upon temperature 
variations. At the current time, the correlation is being performed 
in a "brute-force" manner by varying circuit and device parameters 
from run-to-run. The results are being tabulated to extract the 
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important factors which contribute to the noise-margin formation 
problem. Although Fan-in and Fan-out values of unity were assumed 
in the initial tests, these have been expanded to more realistic 
numbers. Voltage supply values range from about 1.0 V to 2.0 V, with 
emphasis upon computing the values of the transition widths, the logic 
(output) swings, and the noise margins. 
The studies have started to result in some interesting properties 
of the 2-Input OR/NOR circuit, which are being expanded to 
multiple-input gate configurations. 	Items such as the relative 
insensitivity of the noise margin to transistor 	variations have 
allowed for greater simplifications to be made in the analysis. 	In 
addition, the circuit simulations are setting the stage for specifying 
a set of optimum design criteria for maximum noise immunity values. 
Since the current data is not yet sufficient to finalize these trends, 
a detailed discussion of the results will not be presented here. 
The program will continue in the same directions as described 
above. During the next phase of research, emphasis will be placed 
upon finding the most important parameters needed for the correlation 
between the device/chip physics and the noise margin levels in the 
ECL configuration. It is felt that this will require further circuit 
simulations with improved device modelling. Also, some of the overall 
chip structuring problems will be introduced into the overall analysis. 
This includes items such as the off-chip driver circuits. 
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The overall objective of this research project has been to examine 
to problem of Noise Margin (NM) formation in bipolar digital integrated 
circuits, with emphasis towards Emitter Coupled Logic (ECL). A simultaneous 
problem under investigation has centered around the minimum power supply 
voltage level which may be employed in the circuits while maintaining 
acceptable switching levels in the system. This Progress Report will 
present the details of the results obtained over this time period, and 
will summarize the plan for the remaining portions of the work. 
In order to present the work in a coherent manner, the discussion 
will be divided into sections. Each section will detail a specific 
aspect of the research, and will be concerned with the presentation of 
details of the problem under study. Owing to the desire to keep the 
report relatively concise, only results will be stated. The intermediate 
analysis will be reserved for the Final Report. 
1. Interconnect Coupling 
As was mentioned in the Progress Report of 5 January 1984, a 
substantial amount of effort has been directed towards analyzing the 
problem of unwanted coupling between stages via parasitic capacitances. 
The analysis has been initially centered around the simplified dual-
interconnect model illustrated in Fig. 1(a). Here it is seen that 
the chip structure in the region of interest has two distinct levels 
of interconnect materials. The switching circuits are denoted as 
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Stage 1 and Stage 2, respectively. 
The basic problem under consideration here deals with the case where 
the circuitry in Stage 1 undergoes a switching event. The voltage wave 
then propagates to the right (towards the next stage in the logic), but 
is coupled onto the 2nd layer interconnect line by capacitive means. 
Although Stage 2 is not directly driven by any logic during this transition, 
it is seen that induced interference back down to the 1st level of inter-
connect may create a false switching event. 
The illustration in Fig. 1(b) shows the assumed cross-sectional 
view of the interconnect layers. 	In terms of the separations d l , d2 
and d=d 1+d2, the system oxide capacitances per unit area may be estimated 
OX 	 OX 	 OX 
C = 	 C2 = d C = 	 [F/cm2 ] 	(1) 1 d
1 2 
where cox  represents the oxide permittivity. This ignores the presence 
of any fringing fields, and also assumes that the insulating oxide is 
homogeneous. 
In order to simulate the basic coupling problem, the interconnect 
structure is modelled as the transmission line arrangement illustrated 
in Fig. 1(c). The characteristic impedances of the lines are denoted 
by Z1 and Z2 , which respectively describe the 1st and 2nd layer 
interconnect levels. Owing to the fact that wavelength effects may 
become important in the transmission structures, the line lengths 
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Interconnect Coupling Problem 
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The solution to the coupling problem is relatively straightforward 
in nature. The intial wave front is established on the 1st layer inter-
connect with length 2,1 . The wave then propagates to the right, where 
it is coupled onto the 2nd layer line with length 2, 2 . The signal then 
propagates along the path shown in Fig. 1(c), where it is then coupled 
back to the 1st layer interconnect line which feeds the input of Stage 2. 
The basic voltage waveforms of interest are V 1 and V2 . Note that each 
coupling point induced waves travelling in both possible directions. 
The easiest case to consider is that where the wavelength A of the 
wave satisfies 
A >>
1 ,  2,2' 2,3 . 
	 (2) 
In the frequency domain analysis, this allows for the derivation of 
a transfer function H(jw)= (V 2 /V1 ) of the form 
H(jw) = 







 + 2d2 
which is a constant. This, of course, corresponds to the simplistic 
model where the propagation is ignored, and the signals are modelled 
by means of a lumped equivalent circuit. 
A more realistic case is that where the voltage wavefront is 
decomposed into a series of time-harmonic functions, but where the 
wave nature of each frequency component is accounted for in the analysis. 
This has been examined by employing the concept of lumped-equiValent 
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impedances at the coupling points, while maintaining the length-
dependent impedance properties of the transmission lines themselves. 
Losses (i.e., resistance) in the lines have been ignored for simplicity. 
It has been found that the transfer properties can be described by means 
of the input impedance Z
in 
as seen from the Stage 1 entry point to the 
Stage 2 exit point. 	The analysis gives 
Zin = Z 1  
Z1 + j[Zci llZ1 11Zx]tan($2.1 ) 
where "II"  indicates parallel impedance connections, 
Z2 + jZ 2tan($2.2) 
zX  = zC2  + z 2 11[z2 Z2 + jyan($Z2) 	 ] 
and 
ZL + jZi tan($2.3 ) 
ZZ = Z 2 II[Z C2 + Z1 II ZC2 II (Z1 	Zl + jZLtan($2.3) ) 	(6) 
ZL represents the "load impedance", which is the input value seen at 
the base of the transistor in Stage 2. Zu and Zc2 are the usual 
lumped equivalent values 
[ZC111z1I Zx] + jZ1tan($9,1) (4) 
(5) 
zCl w 	' cl 
Z
C2 	 wC2 
(7) 
with w the frequency and $= (27/X) the wavenumber. 
Although these results appear somewhat complicated, they may be 
understood by tracing the couplings point-by-point. They are well 
suited for a computer simulation, which is now in progress. This 
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requires that a Fourier resolution be performed in order to obtain the 
frequency components of the exciting (e.g., V 1) wave front for the system. 
The use of a computer simulation also allows for the study of a more 
complicated 2-dimensional grid structure, as shown in Fig. 2 on the next 
page. This problem is concerned with the estimating the "effective coupling 
length" L which is defined to be the maximum distance from the source 
(the switching stage) over which significant interference occurs. Thus, 
if L is known, it may be used to estimate the surface area which is 
subject to false switching. This work is being performed with the aid 
of an IBM PC, which allows for interactive programming variations. 
Some obvious results may be stated at this point in the research. 
First, the complete lumped-equivalent modelling gives rise to the transfer 
function in eqn. (3). This may be used to state that the least amount 
of interconnect coupling will occur when the 2nd level distance d 2 is 
large compared to the 1st level spacing d l . If di=d2 , H = (1/3), while 
setting d2=2d 1 gives H=(1/6). This ratio, of course, is set by the 
fabrication process flow. It is important to note that this simplified 
analysis indicates that the interconnect separation distances may be 
scaled without affecting the coupling process. This means that if 
the separations are reduced to d i/S and d2/S with S>1 a scaling factor, 
then H is invariant. 
Another effect which can be deduced is that the interconnect lengths 
become important. This is particularly true for transmission of the 
higher-order harmonics which contribute to the "squareness" of the 
switching waveform. Although the function Z in is frequency-dependent, it 
appears possible to minimize the coupling by judicious layout procedures. 
Effective Coupling Area 
•••■ 	 ...... 




      
      
      
      
      
2nd Level Interconnects 
Figure 2 
Grid Structure for Coupling Calculation 
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2. Switching Characteristics for ECL 
This portion of the research has been directed toward an examination 
of the basic switching properties of a simplified 2-Input OR/NOR ECL 
circuit using the SPICE circuit simulator. The basic circuit is shown 
in Fig. 3 on the following page, and was modelled after the standard ECL 
10K series of SSI. The primary objective of this study has been to subject 
the basic circuit to variations in device and operating parameters in an 
effort to extract the switching characteristics of importance. The 
voltage quantities which have been analyzed are denoted as 
VOH = Output High Voltage 
V
OL = Output Low Voltage 
V
IH 
= Input High Voltage 
V
IL 
= Input Low Voltage 
where "high" and "low" refer to equivalent Boolean "1" and "0" states. 
The Noise Margins of central importance are then taken to be 
NMH = VOH - VIH > 0 
NHL = V
IL 
- VOL > 0 . 
The parametric variations have been summarized by a series of graphs 
which represent various circuit changes. As an example, consider the 
set of graphs contained in Fig. 4. These represent the variations in 
the important quantities as functions of the transistor common-emitter 
gain $F . The three graphs show the variations at three different 




Basic ECL 2-Input OR/NOR Circuit 
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Figure 4 
Voltage Quantities as Functions 
of 0F at T= 10°C 
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function of the specific value (3 1, used to describe the current gain 
of Ql, Q2 and Q3. 
Another series of graphs is presented in Fig. 5. These represent 
the variations in the digital voltage quantities as functions of the 
saturation current 	In the most basic model, I s occurs in the 
forward-active current expression 
I = I eVBE/kT C 	S 
which is sometimes termed the transfer equation. The SPICE simulation 
used to generate the graphs actually employs I s in a more complete 
charge-control model which degenerates to the Ebers-Moll equivalent 
circuit. However, I s has roughly the same meaning. 
The behavior shown in these graphs indicates the complex dependence 
of the voltage quantities on the value of I s . Since the saturation current 






these variations illustrate the importance of the base doping profile. 
The relation between the Gummmel number N
G 






= jr. NaB (x) dx 
0 
(9) 
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Figure 5-continued 
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this analysis indicates the important interaction with the processing 
parameters as applied to the resulting circuit switching characteristics. 
Other intrinsic quantities such as the base resistance RB have also been 
examined in the same context. The complete analysis of these variations 
will appear in the Final Report. 
The effects of FanOut (FO) variations have also been examined using 
the SPICE simulation. These runs have been performed for various Fan In 
(FI) values with simplified RC-type modelling for the interconnect 
structures. 	Some of these results are presented in the next set of 
graphs, but will not be discussed in detail here. The analysis of the 
FO and FI variations is still under investigation, although a simplified 
linear-type dependence has been estimated for some voltage quantities. 
This portion of the work is being extended to include all possible 
variations in the circuit which may lead to changes in the NM values. 
It has become apparent that the most significant variations arise when 
the base doping is changed (which leads to I s modifications), and also 
when the shape of the current-voltage transistor curves are perturbed. 
The first observation appears to set a constraint on the design of the 
circuit which is based in the process variations, i.e., the 3a spread. 
The latter is more dependent upon the modelling employed to simulate 
the circuit, but may have deeper roots. These problems will be studied 
during the final phases of the research. 
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3. Charge-Control Modelling 
Although the SPICE circuit simulations are useful for isolating the 
important depedences which lead to the formation of the circuit Noise 
Margin, it is not possible to make any conclusions until a more thorough 
analysis is performed. The important dependence of the Noise Margins 
I has led to modelling the basic switching problem using a charge-control 
approach for the transistor. This has the advantage that the Gummel number 
NG can be directly related to the base charge. Consequently, the objective 
of this portion of the research has been to determine the sensitivity of 
the digital voltage quantities with regards to the base doping profile. 
To outline the method being utilized, recall that the basic charge-
control model for a bipolar transistor gives the collector current I C a 
QF 	dQVC  IC = 	 (12) 
; 
dt 
which is valid in forward-active bias. Q F represents the "forward charge" 
in the base, and TF is the electron lifetime in this region. The voltage-
dependent quantity Qvc is the base-collector depletion charge, which changes 
during a switching event. Letting A be the emitter area and V A the 

















(0) is the base doping density at the edge of the base-emitter 
depletion region. 
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The simplest analysis comes about by assuming a linearly graded 
base-collector junction with a grading constant of a. This is then 
combined with a simplified input voltage ramp of the form 
V
in
(t) = Bt (14) 
as a means of obtaining a first-order approximation for the input 
waveform. When these are included in the charge-control model for 
the basic ECL inverter, the resulting differential equation may be 




2Na (W) VA (kT/q) e 	 aBWBC  
clANGWBCRC + 2Na (W) VA (kT/q)] 	
- 




where WBC represents the voltage-dependent base-collector depeletion 
width. Although somewhat complicated looking, this equation has been 
compared with the simplified SPICE model, where the two may be correlated. 
The circuit properties are then extracted by relating the level of 
collector current to the output voltage by a simple application of 
Ohm's Law; it is found necessary to invoke some circuit approximations 
to attain a simple closed-form expression. 
This analysis is still in progress. As can be seen from the basic 
charge-control equation modelling, the analytical analysis of the problem 
can get somewhat involved. However, the basic dependences are starting 
to manifest themselves in terms of the saturation currents and termperature 
terms. 	The Final Report will contain the details of the analysis and 
the conclusions concerning the NM and supply levels which may be used. 
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4. Noise Sources 
The newest problem to be examined in the research centers around 
the problem of noise sources within the transistors themselves. The 
basic device model is illustrated in Fig. 7, and is based upon the 
small-signal hybrid-pi for simplicity. Once this is analyzed in detail, 
it is possible to extract the large-signal digital properties which are 
modified by the presence of intrinsic and induced noise sources. 
The initial stages of this phase of work have centered around 
finding the explicit dependence of the collector current on the noise 
,-- 
sources denoted by IV






in the equivalent circuit. 
Although these are, in the strictest sense, small-signal sources, they 
can affect the switching of the network if the noise immunity of the 
configuration is low. 
Work to this point has resulted in an expression for the DC collector 
current I as a function of the noise source amplitudes. This is quite 
complicated, and will not be reproduced here. It will, however, appear 
in the Final Report. The transient response problem is being investigated 
by means of a nodal response simulation which employs both the small-signal 
and large-signal characteristics of the transistor. In addition, the problem 
of noise generation by passive elements in the circuits is being included 
in the modelling. 
24 
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Basic Noise Model for Transistor 
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5. Program for Remaining Work 
The summary here has briefly presented some of the more important 
aspects of the research performed to this point. Some of the topics under 
investigation have not been dealt with in detail. This includes items 
such as the noise margin for off-chip driver circuits. Although each 
of the sub-studies can be analyzed in more detail, it is felt that the 
work already completed forms a substantial basis for understanding the 
basic problems of NM formation and minimum power supply levels. 
The remaining efforts will thus be directed to correlating the results 
in an approximately consistent manner for the purpose of obtaining design 
recommendations. The preliminary studies in this area appear to be headed 
in the right direction, with major functional dependences being extracted 
in the form of proportionalities. Although a more exacting analysis is 
desired, the proportionalities allow one to base future designs on existing 
circuit measurements. 
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1. Introduction  
The research described in this report deals with the problem of 
noise margin formation in digital bipolar integrated circuits. The 
primary area of research centered around computing critical switching 
voltages in a simplified ECL configuration and studying the device and 
circuit parameters which were most influential in setting the final 
numerical values. 
Much of the work discussed here employed the well-known circuit 
simulation program SPICE (Simulation Program with Integrated Circuit 
Emphasis) to deduce the initial characteristics, It is assumed that 
the reader is familiar with this program, in addition to having a 
reasonable background in device physics and circuit design. 
Chapter 2 is included to establish the basic voltage conventions 
employed throughout the report. The device modelling in Chapter 3 also 
falls in this category. 
The circuit analysis of the basic ECL current switch is the subject 
of Chapter 4. This is extended to the OR/NOR configuration in Chapter 5. 
The major portion of the research starts with Chapter 6 which 
is concerned with computing the critical switching voltages of the 
ECL OR/NOR circuit as functions of various SPICE parameters. This 
set of data allows for extracting the most important device parameters 
which influence the digital voltage levels. The results are subjected 
to an analytical treatment in Chapter 7, which also includes a discussion 
of the minimum power supply voltage factors. These two chapters 
constitute the most important results of the research, 
Chapter 8 deals with the development of a charge-control model for 
the ECL circuit. This is done in a purely analytic approach. 
Chapter 9 repeats the material covered in Chapters 6 and 7 for 
the variations due to FanOut (FO) changes. The FO is found to be 
very important for determining noise margins and digital logic levels, 
and a set of theoretical equations are developed to predict these values, 
Chapter 10 summarizes the problem of interconnect coupling using 
both circuit and transmission line analysis. 
2 Voltage Levels in Digital Circuits  
Thd discussion here will use standard voltage definitions to describe 
the switching properties of digital bipolar integrated circuits. The 
basic problem is illustrated in Fig. 1 which shows an inverter stage 
with a power supply level of V CC. Owing to the fact that voltages are 
not quantized in nature, the internal circuit nodes of the inverter may 
be at any value between 0 and VCC , depending upon the value of the input 
voltage Vin . To describe Boolean logic 0 and 1 levels, it is necessary 
to assign voltage ranges to Vin and Vout which correspond to the desired 
binary coding. Although these are obtained from an inverter, they are 
assumed to be generally valid for any digital switching network. The 
treatment will employ a positive logic convention in which the larger 
(more positive) voltage represents a logic 1 state. 
The voltage ranges used to describe digital circuits are based on 
the performance of a ring oscillator obtained by creating a closed loop 
of cascaded inverters with an odd number of stages. The input voltage 
V
in is thus related to the output voltage of the previous stage. The 
input voltage has associated with it two important levels. These are 
VIH, the "input high" voltage, and V IL, the "input low" voltage. As 
shown in Fig. 1(b), these are used to define the input logic levels by 
means of 
Input Logic 1: 	VIH to VCC 










Basic Digital Logic Voltage Definitions 
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It is seen that V
IH 
represents the lowest input voltage which will be 
interpreted as a logic 1 state, while V II., is the largest value of V. 







and gives the separation between the input logic states. 
The output voltage Vout is defined using similar voltage levels. 
These are denoted by VON , the "output high" voltage, and V OL , the 
"output low" voltage. The output logic levels are defined by 
Output Logic 1: 	V
OH 
to V CC 
Output Logic 0: 	0 to Vol, . 	 (2-3) 
V
OH 
is seen to be the smallest value of V
out 
which represents a logic 
1 state, while V OL is the largest logic 0 output value. The output 








and is one of the most important voltage differences in the circuit. 
In particular, an ideal inverter would have V z = Vco which would indi-
cate perfect wave shaping by the gate. 
The circuit "noise margins" are defined by the relative voltage 
differences between input and output logic levels. The high (logic 1) 
noise margin NMH is given as 
	
= VOH VIH 
	 (2-5) 
while the low (logic 0) noise margin NM/ is defined by 
NML= 
VIL - VOL 	• 
(2-6) 
The noise margins are shown in Fig. 1(b). A functional circuit requires 
that both NMH and NM/ be positive quantities, i.e., Voll > VIII and 
> V
OL
. This requirement is easily understood by examining the criteria VIL 
for oscillation in the cascaded inverter circuit. It is noted in passing 
that zero noise margins would theoretically be acceptable; hpwever, a 
realistic circuit would not be functional because of normal processing 
variations. 
The actual switching characteristics of an inverter are described 
by the "Voltage Transfer Characteristic" (VTC) shown in Fig. 2. This 
is simply a plot of V
out  as a function of V
in , and is analogous to the 
"S-Curve" plot for a buffer (amplifier) stage. It is seen that the 
critical output voltages V
OH and VOL 
are easily obtained from inspection 
of the V
out limits. The critical input voltages V IL 
and VIH are a bit 
more complicated. They are usually defined by the points where 
dV
out 
- 1 , 	 (2-7) 
dV. 
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where Vout V. is shown as a dotted line in the VTC drawing. The 
"inverter threshold" voltage Vth is then taken as the point on the VTC 
where 
V 	= V




is thus a measure of the voltage gain provided by 
the circuit under consideration. 
The inverter threshold is used to define the "noise sensitivity" 














For an ideal inverter, NS H = NSL = (Vcc /2). These quantities are 
interpreted as the amount of voltage necessary at the input to induce 






and represent convenient measures of the circuit's ability to reject 
noise (or spurious interference) signals. 
3. Device Modelling  
The analysis here employs two basic levels of bipolar transistor 
modelling. The simplest of these is the large-signal Ebers-Moll equiva-
lent circuit, which is useful in analytic switching descriptions. The 
more complex charge-control equations may be used to a limited degree 
in analytic circuit analyses, but are complicated enough to usually 
restrict their usage to computer simulations. Both levels of modelling 
are summarized in this section. 
3.1 Ebers-Moll Equivalent Circuit  
The large-signal Ebers-Moll equivalent circuit is illustrated in 
Fig. 3 for an npn transistor. The equations describing the terminal 
currents are 





(e 	- 1) - aR I
CS 
 (e 	- 1 ) 
V /V IC = al,IEB(e BET 	
V
BC/VT 
- 1) - I (e 
CS 	
- 1) (3.1-1) 
and IB = IE - IC . In these equations, VT = (kT/q) represents the thermal 
voltage, while a l, and aR respectively denote the forward and reverse 
alphas (common-base current gain). I EB is the emitter saturation current 
and ICS 
 is the collector saturation current. Typical orders of magnitudes 
assumed in the analysis are 
aF = 0.99 aR = 0.67 . (3.1-2) 
The saturation currents are on the order of a few femptoamperes [fA]. 




























is valid in the analysis. 
The operational modes of the bipolar transistor are described by 
the terminal voltages V BE and VBC in the Ebers-Moll equivalent circuit. 
The forward-active mode is of particular interest. This occurs when the 
base-emitter junction is forward-biased (VBE > 0) and the base-collector 
junction is reverse-biased (VBC < 0). Assuming that the junction bias 
voltages are much larger in magnitude than the thermal voltage reduces 























An alternate form for the collector current in this operational mode 
is 
I = I + I 
C 	F E 	CO 
(3.1-5) 
where 
'CO = I CS 







In terms of the common-emitter forward current gain f3 E , this is 
I C = FI B + F + 1) I CO (3.1-7) 
with the usual definition 
F 
aF  
1 - aF • 
(3.1-8) 
The Ebers-Moll equations are primarily based on the simplistic 
diode model shown in Fig. 3. In order to more closely describe the 
device physics of the transistor, it is common to define the basic 
saturation current I in the form 
I = a I = a I 
S 	F ES 	R CS • 



















I = I (e	- 1) - 	(e - 1 ) 
(3.1-9) 
(3,1-10) 
for arbitrary voltages V BE and V
BC 
. 	In forward-active bias, the 

















which allows for a direct connection with the electron transport analysis. 
A typical oxide-isolated bipolar transistor structure is shown in 
Fig. 4. The mechanism of electron transport under forward-active bias 
is easily seen from the drawing. Electrons originate from the emitter 
n
+ 
well and are injected across the foward-biased base-emitter junction 
into the quasi-neutral base region. Since the p-type base region will 
have a doping gradient associated with it (from either an impurity 
diffusion or an ion implantation), the electrons will traverse the base 
region by both drift and diffusion, Electrons which make it across the 
base without undergoing a recombination event with the majority carrier 
holes are then swept up by the large depletion electric field in the 
reverse-biased base-collector junction. This then gives the collector 
current. 
In the lowest-order of approximation, the electron transport in 
the base can be analyzed using the generic doping profile shown in Fig. 
5. The important dependence is N a (x), as this gives both the built-in 
electric field for the drift component, and it also sets the point-by-
point values of the diffusion coefficient. The results of the device 
analysis gives a saturation current in the form 




where 	q = 1.6 x 10-19 [C] is the basic charge unit, Az is the emitter 
area perpendicular to the diregion of current flow, n 
is the average 
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Basic Doping Profile for 
npn Transistor 
dependent intrinsic concentration (assumed to be 1.45 x 10
10 
[cm
-3 ] for 
silicon at 27 ° C ). N
G 
is used here to denote the Gummel number such 
that 








where W is the quasi-neutral base width under the specified bias 
levels. As will be seen later in the discussion, the Gummel number 
is an extremely important parameter when discussing the switching 
properties of digital circuits. 
3.2 Charge-Control Models  
The charge-control approach to describing bipolar transistors 
accounts for both charge motion (current) and charge storage in the 
device. The basic npn charge-control model is illustrated in Fig. 6 
where it is seen that the model employs non-linear capacitors in 
addition to the diodes and current sources found in the Ebers-Moll 
model. The model is useful for both DC and transient analysis. 
The equations of the charge-control equivalent circuit are given 
in the form . 
QF 	 1 	dQR _ dQVC = 	- QR ( 1 1 + 
, 
C T








dQVC 	dQVE  
dt dt 
(3.2-1) 
and iE= iB 




















q AE  D nn. 
It is interesting to note that if the ratio of AI S to AnF is 








then this equation predicts AI = 0 because of compensation. This, 
of course, is highly unlikely in the real world. 
To understand the meaning and content of this set of equations, 
recall that a low-order approximation for the saturation current is 
(7-6) 
as verified from eqn. (3.1-12). The Gummel number N G 
was given as 





a (x) is the net acceptor doping in the base p-type layer, and 
W is the width of the quasi-neutral base region, N
G 
is the primary 
processing and operational variable in the saturation current. Thus, 






 AIS  = 2
n i  (ANn ) 
NG  
ANG = - IS N • (7-8) 
which are included in the analysis. The basic charge quantities are 






QF = QF0(e 	- 1) 
QR = QRO (e
VBC/VT 
- 1) 
describe current through the diodes. In these equations, 
1 






QRO = 2 q AC W npo 
(3.2-2) 
(3.2-3) 
where A is the collector area and n 	the equilibrium base minority C 	 Po 
carrier density. TF is the forward base transit time and represents 
the average time that an electron is in the quasi-neutral base region 
under forward-active oepration. T
R 
is the analogous time interval for 
reverse-active operation. It is easily shown that the relationship 























represent effective base times in forward and reverse active 
bias to account for base recombination currents and hole injection from 
the base into an n-type region. 
The only remaining charges which must be discussed are QVC  and 
QVE' These are nonlinear charges associated with the collector and 
emitter depletion regions. Complete modelling of these quantities 
requires knowledge of the junction doping profiles. Owing to the fact 
that these are usually quite complicated, hand calculations with the 
charge-control models are performed with step or linearly graded junction 
approximations. 
The model employed by the SPICE circuit program is based on the 
charge control model. The important charges used to compute the circuit 
performance are usually denoted by QBE and 
QBC 




QBE = T F I S (e 	-1) + Cjeo 






















where (1) e and cb c are respectively the base-emitter and base-collector 
built-in voltages. The quantities me 
and m
e 
are used to define the 
characteristics of the base-emitter and base-collector junction; with 
this form, m = (1/2) corresponds to a step profile, while m=(1/3) is 
a simple linearly graded pn doping profile. Cjeo 
and Cjco are the 
zero-bias depletion capacitance values. 
1ft 
4. ECL Current Switch Analysis  
This section will present the analysis required to understand the 
switching properties of the basic ECL inverter/amplifier current switch 
shown in Fig. 7. The circuit consists of a balanced emitter-coupled pair 
where it is assumed that Ql and Q2 are identical, 
The VTC of the circuit is obtained by straightforward techniques. 
First, note that the output voltages are given by 
- 
Vout,1 = VCC 	
I 
 C1RC 
Vout,2 	VCC 	1C2RC 
















which is a constant. The current flow on each side of the circuit 
can be obtained by noting that 
= V. - V 
VBE,1 	in 	E 




is the emitter node voltage, and VR 
is the reference voltage 
applied to the base of Q2. Using the forward-active Ebers-Moll equations 
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Figure 7 
ECL Current Switch 
so that 
(V. -V )/V in E T 
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gives the ratio of emitter currents in terms of the voltage difference 











(V. - V )/V R T 
1 + e 











- (Vin- VR  )/V T 1 + e 
(4-7) 
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(V. -V )/V in R T 
1 + e 
These results are plotted in Fig. 8, where it is seen that Vout,1 gives 
an inverting output, while 
Vout,2 
is non-inverting. It should be noted 
that the numerical values of Vout 
can be either positive or negative, 
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Figure 8 
Basic ECL VTC Behavior 
depending upon the values of Vcc , -VEE and IEE . 
The critical points of the VTC can be computed using straight-




out,' 	out,2 	CC - 	aFIEERC 
V O 
(4-8) 
defines the output voltage. Next, suppose that Vin>> VR , Then, 
(4-9) 
Vout,1 VCC aFIEERC 	= VOL 
while 
E 
Vout,2 = VCC 	VOH ' 







and it is easily established that 
1 




To compute the critical input voltages, eqn. (4-11) is used to 
write the output voltages in the form 
V. - V 1 	in R  V 	1 = V ± — V tanh 











E -T- 1 
	
(4-14) 











Assuming that 	(Vin  - VR  ) >> 2VT 




(V - VT  ) = VT 
ln( (4-16) 
with Vin being VIL or VIII . 	The input transition width is thus 
obtained as 
[Vz 
TW = 2VT 	v ln —] ; T 
(4-17) 
it is easily seen that these critical voltages are dependent upon 
I
EE 
and R of the circuit. 
As a final point in this discussion, it should be noted that the 
































is used as shown in Fig. 9. For this case, the emitter 
current - I
EE 
is determined by 
These demonstrate the importance of the power supply values V
CC 
 and 









ECL Switch with Emitter 
Resistor 
5. ECL OR/NOR Analysis  
A good portion of the work described here centered around the 
behavior of an ECL OR/NOR gate as a means of obtaining information 
about the establishment of noise margins and voltage swings. Owing 
to this orientation, the analysis of the ECL OR/NOR gate is of great 
interest. 
A general N-input gate is illustrated in Fig. 10. The OR/NOR 
function has been obtained from the basic inverter/amplifier by simply 
parallelling N transistors Ql, Q2, ..., QN. The bias is established 
by transistors QA and QB, while QO is used to input the reference 
voltage VR . It is assumed that all transistors are identical. 
The most general case which can be analyzed is that where m of 
the inputs have high voltages V OH applied to them, while the remaining 
(N-m) inputs have V
OL 
logic 0 levels. Applying KCL at the common 

















e 	 + (N-m)I
SE
e 
+ ISE eR VE)/VT (5-1) 
where V
E is the voltage at the node. Since the second term represents 
the current through the transistors which are off, it is ignored and 
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Figure 10 



























FmI SE e 
so that the output node voltages are obtained as 







CC 	CR C 
(5-3) 
(5-4) 
The VTC may be computed by assuming that m input are being switched 
simultaneously. With the input voltage equal to V. , the analysis gives 
in 







= 	  
-(V -V 
















1 + me 
Note that the case m=1 degenerates to the expressions found in the 
previous section. These currents may be directly substituted into the 
voltage equations (5-4) which then gives the characteristic transfer 
equations. Figure 11 provides an example of how the VTC is modified 







ECL OR/NOR VTC with 
m Inputs Switched 













F 	RC  
(2 - aFA)  Rbias [ VCC - VBE(on),B 	
(5-6) 
where a
FA is the forward current gain of the current source transistor 
QA. The noise margins are given by 
1 	 mVz NML = 2 Vz - VT In v  
Vz  
NM.H = 1 Vi - VT In [ mv 	
T 
(5-7) 
which summarizes the theoretical behavior of the switching characteristics. 
A final important point to note is the fact that the output nodes 
shown in Fig. 10 are usually connected to driver stages at some point 
in the overall logic formation system. A typical emitter-follower driver 
is illustrated in Fig. 12. This circuit requires that the logic swing 




in order to keep the input transistors out of saturation when VtioR= 
The non-saturation requirement thus establishes a design criteria 








Stage for ECL 
6. SPICE ECL Analysis 
A major objective of the work described here was to isolate the 
most important device and circuit parameters which structure the overall 
switching characteristics of an ECL OR/NOR gate. This phase of the project 
was performed in a "brute force" manner by using the circuit simulation 
program SPICE extensively. The approach was simply to vary one 
parameter at a time as a means of obtaining any overall trends which 
could be established. As will be seen in the results presented in this 
section, it was possible to isolate and classify the parameters which 
lead to the formation of voltage noise margins and the other critical 
VTC paramters. The information will be presented in both graphical and 
tabular form. 
The basic circuit used in the SPICE analysis is shown in Fig. 13 
where it is noted that V
CC 
 = 1.7 [V] and VEE 
= 0 [V] have been chosen 
arbitrarily. The circuit is a bit smplistic in that it uses balanced 
collector resistors of value 1.2 [16 -2]. The reference voltage VR has 
been chosen to be 1.4 [V]. Assuming a V__bh(on) 
 value of 0,7 [V] gives 
a nominal emitter current of 
1.4 - 0.7 
IEE = 	
2 	 1400 
 
= 1.0 [mA] (6-1) 
 
when 'V im = VR . Although this simple bias scheme does not provide for 
a stable I EE 
value, the circuit was chosen because it would readily 
allow for extraction of the important dependences. 
RC= 1.2 162 =1,2kS2 
V
c = 1.7 [V] 
NOR • 	 OR 
VR= 1.4 [V] 
RE= 1.4 kP 
	 VEE= 0 
Figure 13 
2-Input ECL OR/NOR Gate 
used in SPICE Analysis 
Symbol 
Modified Gummel-Poon SPICE Parameters 
for Bipolar Transistors 
- 	 Name 	 Default Units 
I S Transport Saturation Current 1 x 10
16 A 
I3F Ideal Maximum Forward Gain 100 
11F Forward Current Emission Coefficient 1,0 
V
AF Forward Early Voltage 
co V 
ISE Base-Emitter Saturation Leakage 0 A 
11E Base-Emitter Emission Coefficient 1.5 - 
(3R Maximum Reverse Current Gain 1 
11R 
Reverse Emission Coefficient 1 - 
VAR Reverse Early Voltage 00 V 
IKR Corner for Reverse Beta Roll-Off 
m A 
ISC 
Base-Collector Saturation Current 0 A 
11 C Base-Collector Emission Coefficient 2 - 
r B Base Resistance at Zero Bias 100 2 
I
RB 
Current for rB/2 
00 A 
rBM Minimum Base Resistance (High Current) rB 
Q 
rE Emitter Resistance 0 
2 
r
C Collector Resistance 
0 2 
C jE  B-E Zero-Bias Depletion Capacitance 0 F 
V jE  Base-Emitter Built-in Voltage 0,75 V 




Forward Transit Time 0 s 
XTF 
Bias Dependent Factor for TF 0 - 
V
TF Voltage for V
BC TF Dependence 00 V 




Phase Excess for T
F 
0 Deg, 
Cjc B-C Zero- Bias Depletion Capacitance 0 F 
V ic  
m jC  
B-C Built-in Voltage 







Fraction of C. 	on Base Node 1 0 
Table 1 
Symbol Name Default Units 
T
R 	
_ Reverse Transit Time 0 s 
Cis Zero-Bias C-Substrate Capacitance 0 F 
VAS Substrate-Junction Built-In Voltage 0.75 V 
mjS Substrate-Junction Exponential Factor 0 
XTB 




Energy Gap 1.11 eV 
X
TI 
Temperature Exponent for I
S 
3 
KF Flicker-Noise Coefficient 0 
AF Flicker-Noise Exponent 1 
F
C 
Forward-Bias Depletion Capacitance 
Factor 0.5 
Forward Beta High-Current Roll-Off A 
Table 1 
Parameters Used in Level 2 
SPICE Transistor Modelling 
• 
The SPICE simulations were run at 3 different temperatures (10°C, 
27°C and 85°C) for each parameter studied. Each variation resulted in 
values for Vow 
VOL.  VIH , VIL , Vt , NMH , NML and TW. To insure as much 
accuracy as possible, the SPICE Level 2 bipolar transistor model was 
used. This is basically a modified Gummel-Poon charge-control formulation 
which allows for input changes in addition to non-ideality factors and 
parasitics. The SPICE parameters are listed in Table 1 for future 
reference. Unless otherwise noted, a parameter was left to its default 
value. 
The first set of variations which are provided here are those which 
depend upon the value of the Transport Saturation Current I s . These 
are shown in Figs. 14 (a), (b) and (c) representing the three temperature 
values. In Fig. 14(a), it is seen that VOL ,  VIL and NM
L exhibit the 
greatest variations. 	The room temperature plots(27 °C) in Fig. 14(b) 
show similar dependences, with a noticeable change taking place in the 
input critical voltages V II, and VIH . 	The high temperature plots in 
Figs. 14(c) show that the changes have transferred over to the input 
voltages, with only minor perturbations to V OL and Voir This set of 
graphs shows that the circuit switching characteristics are quite 
dependent upon I s and T. 
The next set of plots in Figs, 15 (a), (b) and (c) illustrate 
the important voltage quantities when the base-emitter built-in 
voltage is changed. It is easily seen that there is virtually no 
effect of the curves on this quantity. Thus, ViE is eliminated as 
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Fig. 14(a) 
T = 10 ° C 
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Fig. 14(a) Continued 
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Fig. 	14(b) 
T = 27°C 
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Fig. 14(b)-Continued 
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Fig. 14(c)-Continued 
T = 85°C Figure 14 
VTC Dependence on I s 
ViE 
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Fig. 15(a)-Continued 
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Fig. 15(c) 
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Figure 15 
VTC Dependence on ViE 
rB=150[Q], r c=100 IQ], I s = 2.93 [fA], np=1 
I
KF
= 2 x 10-3 
-51- 
The circuit was analyzed for variations due to changes in the 
forward current gain tS B with the results shown in Fig. 16(a), (b) and 
(c). It is obvious that the circuit is relatively insensitive to the 
exact value of 13
F used in the circuit calculations. 
Figures 17(a), (b) and (c) represent the circuit performance as 
a function of the parasitic base resistance r B . The parameters for the 
VTC characterization do not change much over the range of values tested. 
Figure 18 gives the toom temperature behavior when the parasitic collector 
resistance r is varied. The curves for this case are also relatively 
invariant. These graphs thus allow the elimination of the three parameters 
18.F' rB and r as being important in variations of the VTC critical voltages 
and the circuit noise margins. 
Other parameters were tested and eliminated as a source of possible 
VTC variations. These include the Early voltages V
AF 
and VAR, and also 
IKR . The data which led to these conclusions is not presented here since 
it was judged irrelevant. 
The power supply value V
CC 
 was also varied in a series of SPICE 
simulations. The lowest level studied numerically was V cc = 1.2 [V] which 
indicated a best-case logic swing of V
k 
=450 [mV] with standard values 
for the device parameters. The level of Vcc = 1.7 [V] was chosen for 
most of the work since it tended to optimize the numerical results in 
that the VTC variations were large enough to be obvious on a run-to-run 
basis. It is noted at this point that Section 7.5 deals with the question 
of the minimum V
CC 
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Fig. 16(a)-Continued 




70 	75 	80 	85 	90 	95 
Fig. 16(b) 
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Fig. 16(b)-Continued 
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Fig. 16(c) 
T = 85 ° C 
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Figure 16 
VTC Dependence Upon Current Gain 8 F 
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Fig. 17(c) 
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VTC Dependence on r
B 
VIE= 0.7 [V], I s= 2.93 [fA], r c= 1001Q], 8F= 80 
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Figure 18 
VTC Dependence on r 
T=27°C, VIE= 0.7 [V], r B= 150 [Q], I s=2.93 [fA], 
817=80 , TiF=1.008, IKF = 2 x 10
-3 
Two parameters which were found to be important to the VTC analysis 
were IKF and nF . These appear in the level 2 SPICE model of a bipolar 
transistor and are important for describing forward-active operation. 
To understand these two parameters, note that the SPICE program computes 









I = 	e 
'3 
(6-2) 
when the device is biased into conduction. 	The approximate sign is 
used in the analytic expression to make note of the fact that some 
terms have been ignored for the current discussion. Although the SPICE 
parameter list terms 71
F 
the Forward Current Emission Coefficient, it is 
Immediately recognized as what is commonly called an "ideality factor" 
which accounts for the behavior of the base-emitter depletion region, 
The quantity QB in eqn. (6-2) is not a charge, but rather is 
given by 
QB = 7 Q i [l + ✓1 + 4Q 2 ] 
	
(6-3) 
where Q1 is an Early Voltage factor 
VBE 	VBC -1 
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- 1) , (6-5) 2 
	I
Assuming that the Early Voltages are infinite so that Q 1= 1 is a good 
approximation, the collector current in forward-active bias is given 
roughly by the expression 
This clearly demonstrates the sensitivity of the current flow with 
regards to these two parameters; note also that I s will be important. 
By inspection, the VTC should be more sensitive to variations in ri F 
 than those in IKF . 
The SPICE results for changes in I KF are shown in Fig. 19, 
while r1F variations are demonstrated in Fig. 20. 	It should be noted 
that the plot of rI F ranges from 0.8 to 1.3, which represent approximate 
limits extrapolated for the current flow levels of I EE= 1.0[mA]. 
The results of this section are summarized in Tables 2 .,- 4 for 
convenience in future reference. 	The basic conclusions are that I and 
F induce major effects , IKF and 8F 
are responsible for small changes, 
while the remaining parameters are relatively unimportant. The value of 
Is is most closely related to the magnitude of I c , while riF is responsible 
for the shape of the transistor transfer curve, Of course, temperature 
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Figure 19 
VTC Dependence on I KF 
T=27 °C, VIE= 0. 7[V], rB= 150 [R], rc= 100 [M, 
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Figure 20 
VTC Dependence on nF 
T=27° C, VIE= 0.7 [V], r
B
= 150 [a], r
c





= 80, 	IKF 
= 2 x 10
-3 [mA] 
.70 [V] rE3 = 150 [2] rc = 100 [c] Is = 2.93 [fA] 
V1 	V1 	NMH 	NML 	TW 	VL 
[Vj 	[Vj 	[V] [Vj [mV] [mV] [mV] [mV] 
70 1.70 1.123 1.45 1.34 250 217 110 577 
75 1.70 1.122 1.45 1.34 250 218 110 578 
80 1.70 1.122 1.45 1.34 250 218 110 578 
85 1.70 1.121 1.45 1.34 250 219 110 579 
90 1.70 1.121 1.45 1.34 250 219 110 579 


















.68 1.70 1.122 1.45 1.34 250 218 110 578 
.70 1.70 1.122 1.45 1.34 250 218 110 578 
.72 1.70 1.122 1.45 1.34 250 218 110 578 
.74 1.70 1.122 1.45 1.34 250 218 110 578 
.76 1.70 1.122 1.45 1.34 250 218 110 578 
.78 1.70 1.122 1.45 1.34 250 218 110 578 
.80 1.70 1.122 1.45 1.34 250 218 110 578 
Table 2 
T = 10 ° C 
13 F 
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Vj e = 	.7 	[V] 
Is 	[fA] 
rg = 150 [Q] 
VON 	VOL 
[VI [VI 
rc = 100 [Q] 
VoH 	VII 
[V] [VI 









.1 1.70 	1.188 1.45 	1.34 250 152 110 512 
.5 1.70 1.156 1.45 1.34 250 184 110 544 
.1 1.70 	1.143 1.45 	1.34 250 197 110 557 
2.93 1.70 1.121 1.45 1.34 250 219 110 579 
.5 1.70 	1.111 1.45 	1.34 250 229 110 589 
10 1.70 1.097 1.45 1.34 250 243 110 603 
50 1.70 	1.066 1.45 	1.34 250 274 110 634 
Vj e = 	.7 	[V] Is 	= 2.93 	[fA] rc = 	100 	[2] 13.F. 	= 80 
VON 	VOL VI H 	VI L NMH NML TW VL 
rg [V] [VI [V] [VI [mV] [mV] [mV] [mV] 
75 1.70 	1.121 1.45 	1.34 250 219 110 579 
100 1.70 1.121 1.45 1.34 250 219 110 579 
125 1.70 	1.121 1.45 	1.34 250 219 110 579 
150 1.70 1.121 1.45 1.34 250 219 110 579 
175 1.70 	1.121 1.45 	1.34 250 219 110 579 
200 1.70 1.121 1.45 1.34 250 219 110 579 
1.70 	1.121 1.45 	1.34 250 219 110 579 
Table 2 
Summary of Basic ECL Variations 
for T = 10 ° 
-74- 
I 
Vi e = .70 [V] rB = 150 [c] rc 	= 100 [Q] Is 	= 2.93 [fA] NF 	= 1.008 1KF = 2x10 - 
F 	VOH 	- VOL 	VIH 	VIL 	NMH 	NML 	TW 	VL 
[V] [V] [V] [V] [mV] [mV] [mV] [mV} 
70 1.70 1.10 1.47 1.33 230 230 140 600 
75 1.70 1.10 1.46 1.33 240 230 130 600 
80 1.70 1.098 1.46 1.33 240 232 130 602 
85 1.70 1.098 1.46 1.33 240 232 130 602 
90 1.70 1.097 1.46 1.33 240 233 130 603 
sF = 80 rg = 150 [2] rc = 100 [Q] Is = 2.93 [fA] NF = 1.008 1KF = 2x10 -3 
	
VOH 	VOL 	VIH 	VIL 	NMH 	NML 	TW 	VL 
Vie [V] [V] [V] [V] [mV] [mV] [mV] [mV] 
.68 1.70 1.098 1.46 1.33 240 232 130 602 
.70 1.70 1.098 1.46 1.33 240 232 130 602 
.72 1.70 1.098 1.46 1.33 240 232 130 602 
.74 1.70 1.098 1.46 1.33 240 232 130 602 
.76 1.70 1.098 1.46 1.33 240 232 130 602 
.78 1.70 1.098 1.46 1.33 240 232 130 602 
.80 1.70 1.098 1.46 1.33 240 232 130 602 
Table 3 
T= 27° 
Vi e = .7 [V] rg = 150 [s2] rc 	= 100 [c] f3F = 80 NF = 1.008 1KF = 2x10 -3 
VOH 	VOL 	VIH 	VIL 	NMH 	NML 	TW 	VL 
I s [fA] 	[V] [V] [V] [V] [mV] [mV] 	[mV] 	[mV] 
.1 1.70 1.169 1.45 1.34 250 171 110 531 
.5 1.70 1.135 1.45 1.33 250 195 120 565 
.1 1.70 1.121 1.45 1.33 250 209 120 579 
2.93 1.70 1.098 1.46 1.33 240 232 130 602 
.5 1.70 1.091 1.46 1.33 240 239 130 609 
10 1.70 1.092 1.47 1.34 230 248 130 608 
50 1.70 1.092 1.45 1.35 250 258 100 608 
Vie = .7 [V] IS = 2.93 [fA] rc = 100 B2] 13F = 80 
V0 	1/01. 	 VIL 	NMH 	NML 	TW 	VL 
[VI [Vj [V] 	[V] [mV] [mV] [mV] [mV] 
75 1.70 1.098 1.46 1.33 240 232 130 602 
100 1.70 1.098 1.46 1.33 240 232 130 602 
125 1.70 1.098 1.46 1.33 240 232 130 602 
150 1.70 1.098 1.46 1.33 240 232 130 602 
175 1.70 1.099 1.46 1.33 240 231 130 601 
200 1.70 1.099 1.46 1.33 240 231 130 601 
225 1.70 1.099 1.46 1.33 240 231 130 601 
Table 3 
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Vie = .70 [V] rB = 150 [Q] Is = 2.93 [fA] 4 = 80 NF = 1.008 1KF = 2x10 -3 
Vi e = .70 [V] rEi, = 150 [Q] rc = 100 [Q] Is = 2.93 [fA] 6F = 80 1KF = 2x10 -3 
NF 
V0 	Vol 	 NMH 	NMI 	TW 	VL 
[V]. [VI [VI 	[VI 	[mV] [mV] [mV] [mV] 
.8 1.70 1.080 1.44 1.37 260 290 70 620 
.9 1.70 1.085 1.45 1.35 250 265 100 615 
1.008 1.70 1.148 1.46 1.33 240 182 130 602 
1.1 1.70 1.148 1.46 1.33 240 182 130 552 
1.2 1.70 1.202 1.46 1.33 240 128 130 498 
1.3 1.70 1.258 1.46 1.32 240 62 140 442 
Table 3 
T.10 0 • 
■ 
-77- 
Vj e = .70 [V] )13 = 150 [Q] rc = 100 [c2] Is = 2.93 [fA] SF = 80 NF = 1.008 
VOH 	VOL 	VI H 	 NMH 	NMI 	TW 	VL 
IKF [A] 	[VI [Vj [VI [VI 	[mV] [mV] [mV] [mV] 
2x10-3 1.70 1.098 1.46 1.33 240 232 130 602 
5x10-3 1.70 1.095 1.45 1.34 250 245 110 605 
1x10-2 1.70 1.093 1.45 1.34 250 247 110 607 
1.5x10 -2 1.70 1.093 1.45 1.34 250 247 110 607 
2x10-2 1.70 1.092 1.45 1.34 250 248 110 608 
Table 3 
Summary:of Basic ECL Variations 
for T = 10° 
Vj e = .70 [V] rg = 150 [Q] rc = 100 [Q] Is = 2.93 [fA] 
VOH 	VOL 	VIE' 	VIL 	NMH 	NML 	TW 	VL 
OF 	 [V] [V] [V] [V] [mV] [mV] [mV] [mV] 
70 1.70 1.187 1.44 1.37 260 183 70 513 
75 1.70 1.187 1.44 1.37 260 183 70 513 
80 1.70 1.187 1.44 1.37 260 183 70 513 
85 1.70 1.187 1.44 1.37 260 183 70 513 
90 1.70 1.187 1.44 1.37 260 183 70 513 
f3F = 80 ri3 = 150 [Q] rc = 100 [Q] Is = 2.93 [fA] 
VoH 	VoL 	VI H 	VII 	NMH 	NML 	TW 	VL 
Vi e 	[VI [VI [VI [VI [mV] [mV] [mV] [mV] 
.68 1.70 1.187 1.44 1.37 260 183 70 513 
.70 1.70 1.187 1.44 1.37 260 183 70 513 
.72 1.70 1.187 1.44 1.37 260 183 70 513 
.74 1.70 1.187 1.44 1.37 260 183 70 513 
.76 1.70 1.187 1.44 1.37 260 183 70 513 
.78 1.70 1.187 1.44 1.37 260 183 70 513 
.80 1.70 1.187 1.44 1.37 260 183 70 513 
Table 4 
T=100 
Vje = .70 [V] '13 = 150 [2] rc = 100 [2] sF = 80 
VOH 	VoL 	VI 	VI 	NMH 	NML 	TW 	VL 
Is [fA] 	[VI [VI [VI [VI [mV] [mV] [mV] [mV] 
.1 1.70 1.186 1.46 1.36 240 174 100 514 
.5 1.70 1.186 1.45 1.36 250 174 90 514 
.1 1.70 1.186 1.44 1.37 260 184 70 514 
2.93 1.70 
.5 1.70 1.187 1.44 1.38 260 193 60 513 
10 1.70 1.187 1.43 1.38 270 193 50 513 
50 1.70 1.189 1.43 1.38 270 191 50 511 
Vie = .7 	[V] 	Is = 2.93 	[fA] rc = 100 [ 	] sF = 80 
VOH VO VIE] NMH NML TW VL 
rg [V] [VI [V]. [V]. [mV] [mV] [mV] [mV] 
75 1.70 1.187 1.44 1.37 260 183 70 513 
100 1.70 1.187 1.44 1.37 260 183 70 513 
125 1.70 1.187 1.44 1.37 260 183 70 513 
150 1.70 1.187 1.44 1.37 260 183 70 513 
175 1.70 1.187 1.44 1.37 260 183 70 513 
200 1.70 1.187 1.44 1.37 260 183 70 513 
225 1.70 1.187 1.44 1.37 260 183 70 513 
Table 4 
Summary of Basic ECL Variations 
for t=10° 
7. Analysis of SPICE Results  
It was demonstrated in the previous section that the critical VTC 
values show the greatest change when I s and riF are varied, It is possible 
to study this dependence in more detail by applying straightforward device 













which includes the two parameters of interest. Taking differentials 
of both sides gives 





 + Dr1F (7-2) 
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which clearly illustrates the dependence of I C on the two varying 


























to this order of approximation. It is important to note that the 
Gummel number N
G 
depends upon the acceptor doping profile N a
(x) in 
the base, making it sensitive to processing variations. The quasi-
neutral base width W is affected by the processing, but is also 
dependent upon the operating bias. These will be discussed in detail 
below. 
The full variational dependence for this simplified model is 
found by writing I s=I s (AE ,T,NG ) so that 
s  dT + 
DI S 	DI 	 DI 
S dN
G 
A dI s = 	DAE d  -E + DT DN
G 
(7-10) 
The emitter area AE is an alignment-error variable, while the temperature 
dependence is an environmental factor set by the operating bias and 
power 	dissipation. 	Using eqn. (7-6) gives directly that 
^- 
qD n. 	 qAEBil 	dn. 
AI S  = 	 N  (AAE) + 	 2ni (T) 	(AT) G 	 NG dT 
(7-11) 
where the intrinsic concentration is a temperature-dependent function 
in the form 
T3 	
-E (T)/kT 
n(T) =KT e g 	 (7-12) 
with K=constant. Substituting the complete dependence of eqn. (7-11) 
into eqn. (7-4) then yields 
	













This may be used directly to estimate the variations in the collector 
current. As a point of clarification, note that the "absolute" 
quantities such as I
C'  AE, NG, 
etc., are the nominal values which 
would be used to design the circuit. The variations (AI c , LXAE , etc.) 
represent the deviation from the nominal values. 
The full significance of eqn. (7-13) is not apparent until each 
term is studied in more detail. However, all but the second term can 
be directly correlated with normal batch-to-batch processing variations. 
This comment may be understood by referring to the simplistic Gaussian 
distribution shown in Fig. 21 for the probability density p(E) where 
1 	-( -m) 2 /202 
P(Z.) - 	 
iYi 0 
(7-14) 
represents the distribution of a processing parameter. a is the standard 
deviation of the distribution, while m is the mean or average value of 
















represents the probability of the parameter having a value between c 
and (CA-dc). 	With regards to integrated circuit process variations, 
m is usually associated with the nominal design value of a parameter, 
while the "3a" spread gives the magnitude of the worst-case variation 
expected in batch-to-batch processing. The discussion below demonstrates 
the basic relations which exist between the processing and the expected 
circuit performance. 
7.1 Gummel Number Variations  
The Gummel number as defined by eqn. (7-7) is a complicated 
parameter as it incorporates two crucial bipolar transistor values, 
N
a
(x) and W. The variation AN
G 
may be estimated in a simple manner 
by assuming 




provide the variations in the doping and base width. Using these 
allows one to write 
w 
0
+Sw 	 SW 






as a first-order approximation to Gummel number variations. It is 
obvious that this simplistic treatment masks the true significance 
of ANG ; • it is, however, a reasonable guess. Note that (SN
a
(x) and 
SW may be negative numbers. This allows for actual values of N G to be 
greater than or less than the mean as needed in the distribution curve. 
In order to analyze the significance of Gummel number variations, 
some analytic doping densities will be assumed for the typical bipolar 
transistor profile shown in Fig. 22; note that the origin has been shifted 
from that used earlier in Fig. 5. 	The n-type epitaxial layer is assumed 
to have a constant doping level N dc . 	The base acceptor doping will be 
taken in Gaussian form 
2 2 
NA (x) = NsA 
e-x/d (7.1-3) 
where N
sA is the surface concentration while d is the characteristic 
length associated with the profile. This type of approximation would 
apply to a diffused base, but might also be used as a low order 
estimated for an annealled ion implanted p-type layer. The emitter 
n
+ 
doping will be assumed to be described by 









corresponding to an ion implanted emitter. R is the projected range 
of the implant, AR is the straggle, and N
do 
is the peak doping level 
at R . Although a disjoint Gaussian is a better approximation for 
the emitter implant, it is a bit too messy in the analysis. 
In computing the Gummel number, it is noted that the net acceptor 
N
do 















Bipolar Transistor Doping Profiles 
Used to Analyze Gummel Number 
Variations 
in the base is given by 
Na (x) = NA(x) 	
NdE (x) 	NdC 	 (7.1-5) 
as the donors must be subtracted to account for dopant compensation. 















e 	 - N
dC
] dx 	(7.1-6) 
xl  
where x1 and x2 define the edges of the base quasi neutral region with 
W=(x2-x1 ). 
The junction depths xiE and xjc are found by searching for points 
of total dopant compensation. The base-emitter junction occurs where 
NAjE (x ) = NdEjE 	NdC (x ) + • ' 
	 (7.1-7) 
usually, the epitaxial doping is much smaller than either the base or 
emitter doping so that N dc may be ignored. 	Using eqns. (7.1-3) and 
(7.1-4) then gives quadratic equation for x E 













In d — (7.1-8) 
2(AR )2  
p 




which maybe solved for. The base-collector junction is found in a xjE 
dC 
xjC 
-= d /In ( NsA) (7.1-10) 
similar manner using 




This give the junction at • 




BC must be found. These, of course, are dependent upon the bias, 
with the most significant variation being in the base-collector 






 (xp)BC which represent the amount of depletion penetrating 
into the p-type base layer. Then, 
xl = xjE 	(xp) BE 
x2  = x. - (xp ) BC JC 
(7.1-11) 
gives the limits of integration for the Gummel calculation. 
The calculations outlined above are only approximate in that the 
doping profiles have been simplified to an extreme point. The analysis 
is, however, useful to understand the role that processing variations 
play in establishing ANG . 













profile. This may be related to the implant dose D
I 





ifi (AR ) 
(7.1-12) 
The dose is the most common measure of the ion implantation level. This 
equation demonstrates that variations in N do are proportional to the 
measurement of D I . The straggle (AR ) is the standard deviation for the 
ion implant Gaussian, and is itself a statistical variable. Since N do 
 is inversely proportional to (AR ) with the straggle typically being 
on the order of a few tenths of micron maximum, it is seen that the 
calculations are quite sensitive to the values obtained from the fabrication 
line measurements. 
m 
The acceptor magnitude N sA is directly related to the thermal 
processing involved in the (assumed) base diffusion. This is seen 




is the solid solubility of the dopant at the predeposit 
temperature, D the dopant diffusion coefficient at the predeposit 
temperatue, t the predeposit duration, and (Dt)eff 
the characteristic 
length associated with all of the thermal steps following the predeposit. 
Also, 





so that the diffusion parameters set all of the important acceptor 
profile quantities that are needed to compute the Gummel number. 
This discussion shows that the processing variations in establishing 
the crucial base properties of the transistor are manifest in all stages 
of the Gummel number determination. Consequently, there is no simple 
manner in which AN
G 
can be computed with a reasonable confidence level, 
Owing to this fact, the most reliable method for obtaining information 
on Gummel number variations is to use empirical results extracted directly 
from the processing line under study. Then, the simplistic approach 
manifest in eqn. (7,1-2) can be used to obtain a first estimate of the 
variations. 
7.2 Ideality Factor  
The next quantity which will be analyzed is n E , the forward 
current emission coefficient or ideality factor. The default SPICE 
value is unity, corresponding to an ideal behavior at the base-emitter 
junction. In the real world, this must be modified to account for 
recombination current in the base-emitter depletion region. Although 
this is the most important at low V BE values, the exact number used 
to analyze a circuit can have a significant overall effect throughout 
the VTC range. 
The simplest analysis of the depletion region recombination 
current gives the result that, in forward active bias, 
0 
qA n. x 
E 	BE IR 
-  2T (7.2-2) 
	
I'  	 2 





gives the magnitude of the recombination current. T
0 
 is an effective 




= 2-(T n + T ). (7.2-3) 




makes this term quite sensitive to the 
amount of forward bias applied to the base-emitter junction. In addition, 
the extra factor of (1/2) in the exponential gives the variation which 
is accounted for by nF . 
The origins of the ideality factor is not well based theoretically, 
but arises from the desire to write IE 
and I as simple functions of 
VBE . In other words, the current in eqn. (7.2-1) is forced into the form 
I = — e 




which simplifies circuit analysis considerably. The change in the critical 
VTC parameters of the ECL OR/NOR gate is easily understood by noting that 
F is responsible for setting the shape of the transistor transfer curve. 
-92- 
Consequently, all voltages will reflect even small changes in the nF 
value. 
Owing to the fact that rip is empirically based, the value of 
AnF should be directly obtained from test structures on the wafer, 
7.3 Emitter Area Variations  
The value of AAE which appears in eqn. (7-13) for AI c/Ic 
 represents differences in the emitter layout from the nominal dimensions. 
Letting 
Q = Emitter Stripe Width 
h = Effective Emitter Periphery 	(7.3-1) 
the nominal emitter area is simply AE= hk, Generally, the frequency 
response needed for bipolar circuits stipulates that k correspond to 
the minimum allowable linewidth permitted by the lithography, Since 
the saturation current is proportional to AE , this will result in 
the condition that 	k << h. Owing to this fact, the most important 
variation contributing to AAE will arise from linewidth variations 
which give AQ. Thus, 





provides a simple relation for the first term in eqn. (7-13), 
7.4 Temperature Variations  
The only remaining term in eqn. (7-13) is that which accounts 
for thermal variations. This is based on the fact that the intrinsic 
density ni is a strong function of temperature. It is expected that 
once the chip reaches it quiescent operating temperature, this term 
will stabilize out. In other words, this term affects the absolute 
performance of a circuit, but is not expected to produce much variation 
when compared with chip from other lots under the same operating 
condtions. This term will not be discussed further. 
The analysis above shows that the simplistic equation of current 
flow given by (7-1) can be broken down into basic processing parameters 
which results in collector current variations as expressed in (7-13). 
The SPICE results are therefore explained by means of more tangible 
variables since the current to voltage translation is easily accomplished 
using the relations developed in Section 5. 
It is not possible to extrapolate any simple design criteria for 
how the noise margin and critical VTC voltages are formed in the ECL 
circuit. However, the discussion demonstrates that a step-by-step check 
is plausible, and should be based on the measurement of test structures 




7.5 Minimum Power Supply Constraints  
It is possible to use the analysis to extrapolate information on the 
minimum allowable power supply level which is acceptable for the circuit. 
In the current context, this is VCC,min , although the results can be 
extended to the more conventional bias case where V
CC 
 =0 and -VEE is 
applied to desensitize the circuit. 
Equation (7-13) may be applied to study the minimum acceptable 
power supply voltage value by noting from Fig. 13 that 
where 















The value of VOH is obtained when the collector current is minimized 
with a value IC,mi . Then n 
V =V-I 	. R 
OH 	CC 	C,min C 
(7,5-3) 
provides a more realistic value for the output high level. The output 














a variation of 













The logic swing of the circuit is now given by 
V = (V
OH 
+ AVOH) - (V
OL 
+ AVOL ) 
so that variations in the collector currents give 
AV = AVOH - AVOL . 
The worst-case situation is where 






since this lowers the logic swing and thus reduces both NMH and NML , 
To understand this set of equations, note that a minimum V z 
will be required to maintain the switching performance of the circuit. 
This implies that one should set values for VOH min
and VOL max 
such 
, 
V 	= V 	- V 
k,min 	OH,min 	OL,max (7.5-10) 
that 
is the minimum acceptable output logic swing. Using (7.5-3) and (7.5-4) 
gives 
 
=VCC -IC,minRC - IAIC,min IRC VOH,min  (7,5-11) 
and 
- 	+ IAIC,max RC I 	• VOL,max = VCC IC,maxR  C (7.5-12) 







) + (IC,min + IC,max) 
 RC 
• 	IA1 	I) R C,min C,max 	C (7.5-13) 
as the power supply constraint. When combined with eqn. (7-13) for 
AIC' this allows for a direct estimate of the minimum value of V CC 
















which is smaller than the ideal value. The limitations on the actual 
VCC used to power the circuit can be studied in a slightly different 
approach which illustrates the interplay among 	the device and circuit 
parameters. 
To extract the desired information, first note that IC,max 
occurs 





















RC - VE )/T1FVT 




to this order of approximation. Combining these equations gives 
E )/TIFVT 	-I 	. R in V 	-IC maxRC /71 FVT 
V =I R e
(VCC-V 
[e C '
min C F T e 	' 	 • SZ, 	S C 
(7.5-18) 
Introducing the logic swing collector current 
I = IC,max - I C,min (7.5-19) 


























This provides the relation between V
CC 
 and the desired logic swing, and 
also incorporates the important transistor parameters I s and riF . As a 
final point, it should be noted that the value of the collector resistance 
RC  is generally a quantity which exhibits great variations from lot-to-lot. 
Consequently, this should be accounted for in the analysis by means of 
the standard ratio (ARC /RC ) . 
The discussion in this entire chapter is applicable to off-chip 
driver analysis, so that this specific topic is not detailed here, 
8. Basic Charge-Control Description  
DUring the initial phases of the research it was thought that an 
analytic charge-control model would be the best approach for modelling 
ECL VTC variations. The work in this section deals with such an effort, 
and presents the basic calculations needed to model the transient 
switching in the circuit. As will be seen during the discussion, the 
charge-control approach is quite messy, and that it is difficult to 
draw conclusions from the equations. 	However, the work does provide 
for an initial starting point which has much potential in the future. 
The starting point of the calculations is to write the forward-







which assumes that the reverse charges are negligible, Using eqns. 
(3.2-2) and (3.2-3) together with the definiton of I s in eqn. (7-6) 









VBE/VT dQVC  
dt 	• 
(8-2) 
To analyze the ECL switching, it is necessary to approximate 
the base-collector depletion charge Q. A reasonable first approximation 
is to assume a linearly graded pn junction such that 
Nd - Na 
= a x (8-3) 
with a the grading constant. To work this into the analysis, first 
write 
dQVC 	dQVC dW 	
dV
BC 
dt dW dVBC dt 
(8-4) 
where W is again the quasi-neutral base width. Now, a change in the 
base-collector voltage V
BC 
will induce a change in the base-collector 
depletion width xBc . Since W is directly dependent upon x Bc [as 
demonstrated in equations (7.1-11)], the time rate of change for the 





BC  - 
dt 	dxBC dVBC 
dt 
(8-5) 














The second factor in (8-5) can be related to the forward Early 
Voltage VA, which is defined by 
dW  
dVBC 







Equation (8-5) is thus reduced to 
1 
dQVC 	
2 qa Ac xBc 	dVBC  = 
dt NG 	
dt 
Na (W) VAF ] 
(8-9) 
so that the collector current equation assumes the form 














2VAENa (W) dt 
This may be considered a basic differential equation which gives the 
transient current. 
In order to show how the above equation can be used to describe 
the circuit switching, suppose that the input voltage V in (t) in the 
ECL configuration is modelled by the waveform shown in Fig. 23. In 
Fig. 23(a), it is seen that 
dVBC 	d(V. -V 
	) 
in out  - 
dt dt 
(8-11) 










Simplified Input Waveform 
(b) 
Figure 23 
ECL Charge-Control Modelling 






out ) = 
dt dt 
V 	=V -iR 









Substituting into the right hand side of eqn. (8-10) finally gives 
the current equation 
2 2 2- 
q A n.D V /V 	 qaAC 	
WNG BC 
x 	 di 
E i n BE T C 
i = 	 e 	- 	 (B + RC 	


















C G BC C 






xBC RC a 
	 a 	AF 
(8-17) 




i 2 Na [W(t)] VAFVT e i c (t) = qAENG TF (qaBAENGxBC (t)RC + 2Na [W(t)] VAF VT) 







which descibes the current during the input transition ramp. It 
is seen that the charge-control solution to the problem results in 
expression which are quite cumbersome to work with. Although some 
simplistic interpretations are possible, these discussions are not 
as fruitful when compared to the analysis in Section 7. Consequently, 
the analysis of the charge-control results will not be discussed 
further. 
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9. VTC Dependence on FanOut (FO)  
The SPICE program was also used to investigate the changes in 
critical VTC points as a function of the FanOut (FO). The basic circuit 
employed in the analysis in illustrated in Fig. 24 which defines the 
"internal" ("I" subscripted) and "external" ("E" subscripted) variables . 
The basic FO=n is used in the analytic discussion, while the SPICE 
run tended to look at F0=3. 
A representative sampling of SPICE results are shown in Figs. 26 
-29. 	Figure 26 deals with the changes in the VTC levels as a function 
of the number of inputs driven; a FO of 3 was assumed. Figure 25 
summarizes the results of the SPICE calculations for FO values from 0 
to 5. 	The dependence on the FO value is particularly striking, and 
is the subject of the analysis later in the section. 
Figure 27 shows the variations induced by having unequal RC 
 values; this is the realistic case. 
Figure 28 is directed towards the voltage level changes with 
71F 
for a FanOut of 3. A similar set of plots is provided in Fig, 29 
for variations which are induced by I. These two plots of are 
particular interest since they extend the results of the Section 7 
to the case for a realistic FanOut value, 
The results obtained from the SPICE simulations can be compared 
to the analytic calculations with good results. 	In order to derive 
the various equations, the circuit parameters defined in Fig. 24 
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 - R [I 	+ 
OHI 	CI COI 
nI SE von,E/vT 
8 	
e J 	• 
FE 
(9-2) 
Consider first the calculation of 
VOHI, 
 By inspection, 
nICERCI V 	=V - IR =V-I OHI CC 	R CI 	CC CIR  CI 	8FE 
(9-1) 
Assuming that I CI is small then gives 








T VOHE= VCC - I SERCE  e 
provides the output high voltage. 












which may be rewritten as 





VOLI-VCC - RCI [I SI e 	' 	 J . 
This is actually a transcendental equation, since VOLI 
appears on 
both sides. The equivalent external value is much simpler and is 
Von E /VT V
OLE 
=V
CC ISERCE e' 
(9-6) 
FE 	 (9-5) 
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The calculation of V












CC -ISIRCI e 
as the output voltage. VIHI occurs for 
(9-7) 
VBEI=VTln 
[0.1(VOHI-VOLT ) +Von,E-VR]/VT 







The analogous external value is obtained from solving 
VBEE/VT V -I R e 	= 0.1(V-V) + V=V 
CC SE CE OHE OLE 	OLE OE  
(9-8) 
(9-9) 






- VOLE ) - VOLE I 	(9-10) 
The last equations which need to be stated are those for V II, . 
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provides the last required equation. 
Although the equations may seem a bit messy at first sight, they 
are all straightforward to use. The most important point about the 
analysis is the fact that the numbers computed using these equations 
are extremely close to the SPICE results. As a means of comparison, 
for SPICE parameters of I s= 3 [fA], rc = 1200 [Q], FiF=80 and Von=0.7 





0 1.70 1.70 
1 1.678 1.670 
2 1.656 1.650 
3 1.633 1.640 
4 1.611 1.618 
5 1.589 1.600 
The closeness of the numbers shows that the analytic treatment is a 
a good basis for predicting the performance of the ECL logic gates 
under varying FanOut numbers. 
It is seen by inspection that no generalized trend is obvious 
in the performance of the gate with regards to the parameters varied 
in this section. Owing to this, it is not possible to state simplistic 
design criteria. Rather, the noise margin formation requires a complete 







] 	. (10-1) 
10. Chip Level Influences on the VTC  
This chapter will be directed towards the study of chip-level 
coupling be means of parasitic capacitances which exist because of 
overlapping interconnect levels. A simplistic view of the problem 
is illustrated in Fig. 30. It is seen that the 1st layer interconnect 
material is used to couple the output of Stage 1 to its destination, 
and also serves to feed the input of stage 2. Owing to the presence 
of the 2nd level interconnect shown, a parasitic coupling capacitance 
structure will be formed which could conceivably cause gate-to-gate 
coupling problems. The most severe example would be where swtiching 
Stage 1 would induce Stage 2 to switch. 
The overlap of the two interconnect layers is shown in Fig. 31. 
This is the cross-section as seen along the line A-A' in the previous 
drawing. Assuming that the insulator has a permittivity C (e.g, ox 


















C2 describes the coupling between level 1 and level 2 interconnect 
layers, Ci is the absolute level 1 to substrate capacitance, and C' 
is the level 2 to substrate capacitance. The actual capacitance for 


























Overlap Capacitance Between 
Interconnect Layers 
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circuit calculations is obtained by multiplying these quantities by 
appropriate areas. 
The problem illustrated in Fig. 30 is modelled with the transmission 
line equivalent shown in Fig. 32. This simplified structure models the 
interaction between the two logic stages by means of the interaction 
points denoted by 0 and (Din the drawing, The problem discussed 
here is where a voltage wavefront V 1 is introduced onto the line such 
that it can propagate a distance ZI to the point A, Here the wavefront 
is capacitively coupled onto the 2nd level interconnect line, where it 
propagates a distance 2,
2 
and hits interaction point B. The final path 
is where the signal is coupled back to interconnect level 1 and then 
travels a distance 2,
2 
to induce the voltage V 2 at the input of Stage 2, 
Owing to the transmission line modelling, the actual solution to 
the problem is dependent upon the voltage wavelength X. This allows 
the problem to be broken up into two calculations, one for a large 
wavelength and the other for the case where X is on the order of the 
circuit dimensions. 
The simplest of these is the case where 
X >> Chip Dimensions 	 (10-2) 
since in this limit the lines degenerate to simple wires, Then the 
problem is the discrete circuit shown in Fig. 33. Defining the transfer 
function H by 
Vout = H Vin 
	 (10-3) 
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it is easily seen that 
= 	
C2  
C 2 + 2C 1 	
d1  H 
d 1 + 2d 2 	
(10-4) 
Obviously, the interaction will be minimized by keeping d 2>>d 1 , which 
is equivalent to requiring that 	CI >> C. 	This is understood on a 
physical basis by noting that this will minimize the coupling parasitic 
between the two lines. This simple solutions is what would be expected 
by basic reasoning. 
The short-wavelength problem is a bit more complicated. Figure 
34 shows the equivalent circuit used to compute the transfer function 
when transmission line effects must be included. The overlap between 




ox 1w2  
d 2 	
(10-5) 
which ignores fringing fields. Two extra nodes marked "W" and "X" 
have been included to make the circuit calculation easier, Note that 




The analysis is straightforward, but somewhat messy, Consequently, 
only the results will be presented here. 	The analysis allows for a 
transmission line equivalent circuit using the port representation 
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Simplified Port Representation 
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and 
Z z + jZ 2 tan(U 2 ) 
ZW = Z 2 
Z 2 + jZ z tan(IR 2 ) 
H2  = 
z 1 I 1z Cl li zX (10-6) 






ZL + jZ itan(81 3 ) 
Z 1  + jZL  tan(89„ 3 ) 
(10-7) 
(10-8) 
The impedance Z z is given by 
d 	





= 2  (10-10) 
is the wavenumber. The input impedance looking into the input port 
is found to be 
Z. = Z in 	1 Z1 + jZutan(PS1 ) 
Z
u 

















Although these results seem somewhat complicated, they are 
easily understood by referring to the equivalent port network, The 
basic conclusion of the work was as expected, namely, the coupling 
will not be a problem so long as the lumped-parameter condition 
that d2>>d 1 is satisfied. It was intially anticipated that the 
coupling function could be important in creating a "radius of interference" 
about the origin of the input signal. However, two computer runs were 
sufficient to demonstrate that this type of problem will probably not 
exist in a realistic chip environment at current 4-5 micron dimensions, 
It is thought that this type of interaction will become crucially 
important in high density bipolar memories; however, such a study was 
beyond the scope of the research possible in the given time frame. 
It should be mentioned that the study of intrinsic noise sources, 
such as shot and thermal noise voltages, was also studied for a short 
time during the project. The work was inconclusive as it was abandoned 
after the first runs indicated that the VTC would not be significantly 
changed from these extra sources. 
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11. Conclusions  
The research described here has shown that the basic mechanism 
of VTC critical voltages in an ECL digital integrated circuit can be 
described by isolating the important dependences. The most influential 
factors in establishing the noise margins are the variations in the 
saturation current and the exact shape of the transfer curve used to 
model the transistors. 
This work should be viewed as a starting point for future studies 
in this area. Although important questions have been answered, there 
are many remaining questions which need to be answered. In addition, 
the results should be applied to a specific process in order to obtain 
design criteria. 
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